

# Remote bitstream update protocol preventing replay attacks: A practical implementation


Florian Devic<sup>1,2</sup>

Lionel Torres<sup>1</sup>

Benoît Badrignans<sup>2</sup>


<sup>1</sup>*LIRMM UMR - CNRS 5506, University of Montpellier 2, Montpellier, France*

<sup>2</sup>*SAS NETHEOS, Montpellier, FRANCE*




# Contexte

- Les FPGA sont aujourd’hui de réelles alternatives aux ASIC (capacité, prix et performances en adéquation avec les besoins)
- **Sécurité flexible<sup>1</sup>** - besoins du matériel reconfigurable pour
  - Suivre l'évolution de normes de sécurité
  - Suivre l'évolution d'algorithmes cryptographiques
  - Contrer les nouvelles attaques
  - S'adapter aux différentes protocoles cryptographiques
  - Permettre l'interopérabilité
  - Permettre les mis à jour du matériel (erreurs de conception)




<sup>1</sup> P. Davies, Flexible Security, White paper

# Contexte



# Contexte



# Problematic

## Bitstream:

- Confidentiality
- Integrity
- Authenticity
- Downgrade


## Proposed solutions:

- Most of the FPGA vendors focus only about confidentiality
- None of them prevents downgrades.

# Summary

1. Context
2. State of the art
3. Secure update principle
4. Implementation
5. Case Study
6. Conclusion

## 2. State of the art



### Focus on:


- Cloning & Reverse engineering (*confidentiality*)
- Spoofing & Fault injection (*integrity*)
- Replay attacks (*temporal integrity*)

### Not considered:

- Invasive attacks
- Side channel attacks
- Fault attacks

## 2. State of the art


**Bitstream confidentiality:**



- **Prevent cloning**
- **Prevent reverse engineering**

## 2. State of the art

### Bitstream confidentiality and integrity:




- Prevent cloning
- Prevent reverse engineering
- **Prevent modifications**

## 2. State of the art

### Replay attack:


- S. Drimer & al, 2009, <http://www.cl.cam.ac.uk/~mgk25/arc2009-remoteupdates.pdf>
- B. Badrignans, 2008



### 3. Secure update principle

**Solution 1:** An external party attests the current bitstream version (polling)

- $K_{ID}$  is a unique key
- TAG is the current bitstream version.




This solution could be applied on any FPGA

### 3. Secure update principle

**Solution 1:** An external party attests the current bitstream version

- $K_{ID}$  is a unique key
- TAG is the current bitstream version.




This solution could be applied on any FPGA

### 3. Secure update principle

**Solution 1:** An external party attests the current bitstream version


- $K_{ID}$  is a unique key
- TAG is the current bitstream version.



This solution could be applied on any FPGA

### 3. Secure update principle


**Protocol overview (solution 1):**



### 3. Secure update principle

**Solution 2:** Lock the FPGA to a dedicated version directly thanks to the config. logic

- Modify the configuration logic (drawback)
- MAC of the bitstream and TAG (for the update)



B.Badrignans, R.Elbaz, L.Torres, "Secure FPGAconfiguration architecture preventing system downgrade", FPL 2008 Conference, September 2008.

### 3. Secure update principle

**Solution 2:** Lock the FPGA to a dedicated version directly thanks to the config. logic


- Modify the configuration logic (drawback)
- MAC of the bitstream and TAG (for the update)

	<b>Area</b>	<b>Crypto engine Throughput</b>	<b>Max. configuration speed</b>
<b>No security</b>	0	-	3.2Gb/s [1]
<b>Confidentiality</b> (AES-CBC)	~15 kGates [2]	1000 Mb/s [2]	580 Mb/s [1]
<b>Confidentiality and integrity</b> (AES-CCM)	~ 23 kGates [2]	430 Mb/s [2]	430 Mb/s [2]
<b>SUM</b> (With AES-CCM)	~ 24 kGates	430 Mb/s	430 Mb/s

### 3. Secure update principle

**Solution 3:** Lock the FPGA to a dedicated version

- $K_{ID}$  is a unique key
- $TAG_F$  and  $TAG_{UL}$  are the current bitstream version.
- Nonce included in the bitstream: different for each device




- TAG<sub>UL</sub> : bitstream version
- Nonce unique for each device
- Initial : TAG<sub>F</sub>=TAG<sub>UL</sub>

### 3. Secure update principle

**Solution 3:** Lock the FPGA to a dedicated version

- $K_{ID}$  is a unique key
- $TAG_F$  and  $TAG_{UL}$  are the current bitstream version.
- Nonce included in the bitstream: different for each device




- TAGUL : bitstream version
- Kid use for DoS
- Nonce unique for each device
- Initial :  $TAG_F = TAG_{UL}$

### 3. Secure update principle

**Solution 3:** Lock the FPGA to a dedicated version

- $K_{ID}$  is a unique key
- $TAG_F$  and  $TAG_{UL}$  are the current bitstream version.
- Nonce included in the bitstream: different for each device




- TAG<sub>UL</sub> : bitstream version
- Nonce unique for each device
- Initial : TAG<sub>F</sub>=TAG<sub>UL</sub>

$$\text{CIPHER} = C(\text{Nonce} + \text{TAG}_{UL} + \text{Bitstream})_{K_B}$$

CHECK TAG<sub>UL</sub>, TAG<sub>F</sub>, Nonce

### 3. Secure update principle

**Protocol overview (solution 3):**



### 3. Secure update principle


<b>Solution</b>	<b>Modification of the static logic</b>	<b>Development time</b>	<b>Area overhead</b>	<b>Additional cost</b>
1	None	High	High	Regular polling
2	Yes	Low	None	None
3	Low for Flash based FPGA	Medium	Low / Medium	Specific bitstream

**Red: makes industrial implementation difficult**

### 3. Secure update principle


**Goal:** Solution 3 approach ++, avoid the Nonce and to lock a dedicated version

- Provide confidentiality, integrity, bitstream freshness
- Low cost FPGA
- Easy to use (non-specific bitstream)
- Implementation




**Considering non-volatile FPGA with on chip user non-volatile memory**

### 3. Secure update principle




- 🔑 K<sub>req</sub>: for the Update command
- 🔑 K<sub>ack1</sub>: for the Update command acknowledgement
- 🔑 K<sub>ack2</sub>: for the new bitstream version reception and startup acknowledgement

### 3. Secure update principle



- 🔑 K<sub>req</sub>: for the Update command
- 🔑 K<sub>ack1</sub>: for the Update command acknowledgement
- 🔑 K<sub>ack2</sub>: for the new bitstream version reception and startup acknowledgement


### 3. Secure update principle



$$\begin{aligned} \text{CIPHER} &= C(\text{TAG}_{\text{UL}} + \text{Bitsream})_{K_B} \\ \text{CHECK } \text{TAG}_{\text{UL}}, \text{TAG}_F, \text{Nonce} \end{aligned}$$

- 🔑 K<sub>req</sub>: for the Update command
- 🔑 K<sub>ack1</sub>: for the Update command acknowledgement
- 🔑 K<sub>ack2</sub>: for the new bitstream version reception and startup acknowledgement


### 3. Secure update principle



- 🔑 K<sub>req</sub>: for the Update command
  - 🔑 K<sub>ack1</sub>: for the Update command acknowledgement
  - 🔑 K<sub>ack2</sub>: for the new bitstream version reception and startup acknowledgement
- CIPHER = C (TAG<sub>UL</sub>+Bitsream)<sub>K<sub>B</sub></sub>  
 CHECK TAG<sub>UL</sub>, TAG<sub>F</sub>, Nonce

### 3. Secure update principle


#### Protocol overview:



## 4. Implementation


**Based on an Actel Fusion starter kit (Fusion AFS600):**

- Flash FPGA with flash memory
- ISP: AES-based MAC (Confidentiality and integrity)
- Low cost FPGA



## 4. Implementation

Based on an Actel Fusion starter kit (Fusion AFS600):



## 4. Implementation

Step 1: Power-up

```

1 | Read (TAGF)
2 | if (TAGF ≠ TAGUL) then
3 |   goto 22
4 | end if;

```

Step 2: First power-up

```

5 | Read (flag)
6 | if (flag = true) then
7 |   Read (Kack2)
8 |   CTAGKack2 := EKack2 (TAGUL)
9 |   Send(CTAGKack2)
10 | end if;

```

Step 3: Authentication

```

11 | Read (Kreq)
12 | CTAGKreq := EKreq (TAGUL)
13 | Read (Kack1)
14 | CTAGKack1 := EKack1 (TAGUL)
15 | Wait for CMD
16 | If (CMD = CTAGKreq) then


```

Step 4: TAG<sub>F</sub> incrementation

```

17 | Write (TAGF+1)
18 | Send(CTAGKack1)
19 | Else
20 |   goto 15
21 | end if;
22 | SYSTEM SHUTDOWN

```



## 4. Implementation

**Timing overhead:**

Step	# Cycles	Duration(ns) F=60MHz
1. Power-up	54	900
Read $TAG_F$ + Read flag	54	900
<del>2. First power-up</del>	<del>187</del>	<del>3,117</del>
<del>Read <math>K_{ack2}</math></del>	<del>47</del>	<del>783</del>
<del>Write flag + <math>E_{K_{ack2}}(Tag)</math></del>	<del>140</del>	<del>2,333</del>
<del>Send CTAGKack2</del>	<del>N/A</del>	<del>N/A</del>
<del>3. Authentication</del>	<del>175</del>	<del>2,917</del>
<del>Read <math>K_{req}</math></del>	<del>79</del>	<del>1,317</del>
<del>Read <math>K_{ack1}</math> + <math>E_{K_{req}}(Tag)</math></del>	<del>48</del>	<del>800</del>
<del><math>E_{K_{ack1}}(Tag)</math></del>	<del>48</del>	<del>800</del>
<del>4. <math>TAG_F</math> incrementation</del>	<del>108</del>	<del>1,800</del>
<del>Write <math>TAG_F</math> + Write flag</del>	<del>108</del>	<del>1,800</del>
<del>Send CTAGKack1</del>	<del>N/A</del>	<del>N/A</del>
<b>Total</b>	<b>524</b>	<b>8,733</b>

Hidden

Hidden

Not significant

## 4. Implementation

### Area overhead:

Entity	# Tiles	Fraction of Actel AFS600	Fraction of Actel AFS1500
3-DES	1305	9%	3%
RS232	418	3%	1%
Flash Controller (including Actel Core CFI)	1005	7%	3%
Master FSM	777	6%	2%
<b>Total</b>	<b>3505</b>	<b>25%</b>	<b>9%</b>

**Only master FSM is dedicated for bitstream protection: Not reusable**

## 4. Implementation


- Easy to use (non-specific bitstream)
- Quasi zero timing overhead
- Low area overhead when reusability is possible
- Implemented

Solution	Modification of the static logic	Development time	Area overhead	Additional cost
1	None	High	High	Regular polling
2	Yes	Low	None	None
3	Low for Flash based FPGA	Medium	Low / Medium	Specific bitstream
New	Low for Flash based FPGA	Medium	Low / Medium	None

Requires a non-volatile register

## 5. Case Study


- Applied to OS kernel update



### Boot steps :

- 1) The loader is stored in block RAM at power-up from bitstream
- 2) Loader copies Kernel from Flash to RAM
- 3) The loader branches to the Kernel and Linux boots


## 5. Case Study



### Boot steps :

- 1) The loader is stored in block RAM at power-up from bitstream
- 2) The loader copies Kernel from Flash to RAM and compute its hash
- 3) The loader verify the Kernel integrity thanks to the hash
- 4) The loader branches to the Kernel and Linux boots

## 5. Case Study



### Boot steps :

- 1) The loader is stored in block RAM at power-up from bitstream
- 2) The loader copies Kernel from Flash to RAM and compute its hash
- 3) The loader verify the Kernel integrity by verifying the signature
- 4) The loader branches to the Kernel and Linux boots

## Results :SHA-256 – Linux Kernel (2.8 Mo)

Virtex 6 : Processor Frequency, 100Mhz

Soft Implementation	= 295 860 775 Cycles, 2.96s			
Hard without DMA	= 38 376 545 Cycles, 0.39s	x7.7		
Hard with DMA	= 4 221 304 Cycles, 0.04s	x9.1	x70	

Signature verification (RSA 1024)


RSA = 92 867 Cycles, 0.001s

**Total Overhead < 50ms**

	Details				Total			
	Components	Slice FF	Slice LUT	BRAM	Slice FF	Slice LUT	BRAM	Fraction of V6 VLX240T
<b>Base system (or with soft SHA-256)</b>	Microblaze	3 196	3 874	19				
	Cache	6	14	16				
	DDR3	5 091	4 245	11				
	Flash	479	389					
	PLB	178	657		<b>8 950</b>	<b>9 179</b>	<b>46</b>	<b>6% + 11% de BRAM</b>
<b>+ Hard SHA-256</b>	SHA (+wrapper)	1 509	1 897	1	<b>10 649</b>	<b>11 256</b>	<b>47</b>	<b>7% + 11% de BRAM</b>
<b>+ DMA</b>	DMA	561	799		<b>11 210</b>	<b>12 055</b>	<b>47</b>	<b>8% + 11% de BRAM</b>
<b>+ RSA</b>	RSA (+wrapper)	684	989	4	<b>11 894</b>	<b>13 044</b>	<b>51</b>	<b>9% + 12% de BRAM</b>

## 5. Conclusions

- Set of solution for Bitstream protection
  - Confidentiality
  - Integrity (spoofing, replay)
  - Denial of Service
  - Downgrade
- Compatible with actual FPGA technology
- Use of NVM register is advised
- Example applied on Boot Loader
- Extend this work to memory and bus transactions



**Thank you for your attention!**

**Questions?**